Abstract
This paper introduces a novel isolated word speech recognition system-on-chip (SoC). An Application Specific Integrated Circuit (ASIC) with a unique vector accelerator is designed in the SoC to realize Continuous density Hidden Markov Model (CHMM) recognition algorithm based on the Mel-Frequency Cepstral Coefficients (MFCC) feature. Due to a hardware and software co-design, the cost of the ASIC is similar to a low-cost 8bit micro controller unit (MCU). A two-stage strategy is adopted for recognizing 200-phrase and recognition accuracy rate is about 98%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
