Abstract

AbstractAn emerging beyond “CMOS”-based technology, named as “QCA spin technology,” is utilized in this study to design a hybrid crossover-based 3D adder-subtractor using modified reversible universal gate (RUG) and reversible 3-input Thapiyal gate (TS-3). The occupied area, latency, and power dissipation of our proposed design is optimized in our work compared to previously published adder-subtractor designs due to the advancement of used above reversible gates in multilayer QCA spin platform with a collaboration of coplanar wire crossing and multilayer wire crossing. QCA designer software is mainly used in this work to simulate the physical layout architecture of our proposed formation, and this simulated outputs help to calculate the latency and the output strength of presented design. The area occupation and cell count can be achieved by selecting the layout design, and power dissipation is calculated over here based on switching time, electron tunneling rate, and the cell count.KeywordsAdder-subtractorHybrid crossoverQCARUGTS-3 gate

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.