Abstract
This paper proposes a novel hybrid phase-locked loop (PLL) using single electron transistor (SET) and metal-oxide-semiconductor (MOS) transistor. A novel hybrid voltage controlled oscillator (VCO) and hybrid logic gates using SET and MOS transistors are used to construct the hybrid PLL. The hybrid VCO has several advantages: a wide frequency tuning range, low power dissipation and large load capability. We study the performances of the hybrid PLL circuit by HSPICE simulator. Simulation results demonstrate that the hybrid circuit could well operate as a PLL at room temperature. The power dissipation of the PLL circuit is lower than 10uW.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
