Abstract
In this work, a novel CSTBT with hole barrier (HB-CSTBT) is proposed for power switching applications. Different from the conventional CSTBT, the HB-CSTBT features the buried P/N junctions under the CS-layer. During the turn-on transient, the buried P/N junctions are depleted laterally to set hole barrier near the gate bottom, suppressing the accumulation of hole carriers in this region. As a result, the gate self-charging effect caused by reverse displacement current is suppressed, contributing to high $\boldsymbol{dV}/\boldsymbol{dt}$ controllability and low electromagnetic interference (EMI) noise. It is found from simulation results that the HB-CSTBT reduces the maximum reverse-recovery $\boldsymbol{dV_{KA}}/\boldsymbol{dt}$ by 66% in comparison with that of the CSTBT, which is of great merit in the EMI noise suppression. Moreover, the HB-CSTBT also overcomes the blocking capability degradation brought by the CS-layer without compromising the other device characteristics.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
