Abstract

Corner Block List (CBL)-a new efficient topological representation for a non-slicing floorplan is proposed with applications to VLSI floorplan and building block placement. Given a CBL, it takes only linear time to construct the floorplan. CBL defines the floorplan independent of the block size, so the structure is better suited to floorplan optimization with various size configurations of each block. Based on this new structure and the simulated annealing technique, an efficient floorplan algorithm is given. Soft blocks, the aspect ratio of the chip and boundary constraints are taken into account in the simulated annealing process. The experimental results demonstrate the algorithm is quite promising.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.