Abstract

A new multi-bit ΔΣ modulator using a single-bit DAC based on an improved successive approximation register (SAR) quantizer is presented. Therefore, it eliminates the requirement for a dynamic element matching circuit that is used in the conventional multi-bit ΔΣ modulators. Although the improved SAR quantizer uses a single-bit DAC to generate multi-bit outputs, the conversion time is the same in the proposed quantizer and the conventional SAR ADCs. Utilizing a single-bit DAC also reduces the number of capacitors in the modulator structure which results in reducing the power and area consumption. In addition, the proposed quantizer uses the feedback DAC of the modulator to predict the output of the integrator, which results in elimination of the internal DAC of the SAR quantizer. To study the performance of the proposed method, a 2-1 cascaded discrete-time delta sigma modulator with 4-bit proposed quantizer is designed in 180 nm CMOS technology. The proposed SAR quantizer predicts its input signal in six clock pulses. The simulation results show an SNDR of 98.94 dB and dynamic range of 105.5 dB. The proposed modulator achieves FOM of 0.2pJ/conv.-step and effective number of bit of 17bits with an input bandwidth of 20 KHz.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.