Abstract

Due to superior learning ability, neural network is widely used in various fields. This paper proposes a hardware winner-take-all neural network (WTANN) which has a new winner-take-all (WTA) circuit with phase-modulated pulse signal and digital phase-locked loops (DPLLs). The system uses DPLL as a computing element, so all input values are expressed by phases of rectangular signals. In hardwareWTANN, the proposed winner search method is implemented with simple circuit. The proposed WTANN architecture is described by VHDL and its feasibility is verified by simulation. Then its circuit size and speed are evaluated by applying the VHDL description to logic synthesis tool. Results show that the proposed WTANN has valid learning characteristics.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call