Abstract
PLLs (phase locked loops) are expected to be desirable components for clock extraction in high speed digital communication systems, typically in optical systems, because of the low cost, compactness, suitability to integration, and ease of treatment. The PLL for clock extraction requires a fast pull-in and small output jitter characteristics. In this paper, we describe a total PLL system, in which a further improvement of the pull-in time is realized and a pseudo lock (i.e. harmonic lock), which has been a serious problem in the past, can be avoided automatically. We have constructed the PLL system using a monolithic PU-IC for the PLL core part and 1.2 micron design rule PLAs for most of the remaining part of the system, and measured total performances of the system.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
