Abstract
This paper presents a robust methodology for symmetry detection algorithm for integrated circuits (IC) layout designs. Approaches used to detect IC layout symmetry depend on extracting information from the circuit design. A new approach is presented to detect IC layout symmetry between polygons using computer vision. The approach is based on matching between extracted features from the IC layout design as an image. This approach detects translation, scale, rotation and partial symmetries in the IC layout design. In comparison to famous symmetry detection algorithms like SIFT, the new approach succeeds to detect symmetric polygons with higher speed and more accurate results.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
