Abstract

A description is given of a newly developed selective interlayer dielectrics formation technology to realize completely planarized multilevel interconnections. The technology uses liquid phase deposition (LPD) at extremely low temperature (~40dC). This technology has the capability to realize high density VLSIs such as logic devices beyond 100-kgate and memory devices beyond 16-Mb because of the low thermal stress and the excellent planarization characteristics. This technology eliminates key hole formation in spacings among wirings. Selective deposition is possible by LPD. Compared with conventional CVD films, the LPD-SiO2 film has excellent properties for interlayer dielectrics. A completely planarized two-level interconnection using the LPD technology is discussed

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.