Abstract
A new CMOS current-mode four-quadrant analog multiplier is presented. The design is based on the square-difference approach using short-channel MOSFETs operating in saturation region and a rectifier. The squaring circuit used is free of error due to carrier mobility reduction and hence an accurate multiplier is achieved. Tanner T-spice is used to confirm the functionality of the proposed design using 0.18μm TCMS CMOS process technology. Simulation results shows that the relative error is 1.8% and –3dB frequency is 230MHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
