Abstract
The single electron transistor(SET)/CMOS-based static memory cell is proposed. The negative differential conductance(NDC) characteristics of SET block help to realize very compact circuits for implementing the static memory cell, compared with the memory cells in conventional technologies. The proposed memory cell consists of one MOSFET and two back-to-back connected SET blocks having the NDC. The peak-to-valley current ratio of the SET block is above 5 with C/sub G/=5.4C/sub T/(C/sub T/=0.1aF) at T=77K. A read and write operation of the proposed memory cell was validated with SET/CMOS hybrid simulation at T=77K. Even though the fabrication process which integrate MOSFET devices and SET block with NDC is not available, these results suggest that the proposed SET/CMOS static memory cell is suitable for a high density memory system with the low power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
