Abstract
In this paper a structure for Differential Static CMOS Logic (DSCL) is proposed which uses two embedded transistors in a differential circuit. This structure introduces many modifications including Delay, Power, Power-delay-product (PDP), transient output current, time constant of circuit and outputs symmetry. The undesirable factors in Differential CMOS Logic are investigated and corrected. The circuits are simulated in HSPICE with 180nm technology and a 1.8v power supply. The proposed circuit demonstrates an improvement of approximately 24 percent in PDP.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
