Abstract
In this paper, we present a new approach for parallel simulation of very large scale integration (VLSI) circuits on a transistor level. To achieve good parallel simulation performance on workstation clusters, low communication and coarse grain parallelization is crucial. Two main tasks have to be performed to obtain this target. First, the electronic circuit must be split into subcircuits. To do this, we present an efficient partitioning technique, which yields well-balanced partitions with few interconnects. Second, for minimizing communication between the partitions, sophisticated parallelization methods have to be applied. Therefore, we present our improved domain decomposition technique for parallel analog simulation. The excellent performance of our approach is demonstrated on several industrial VLSI designs. For the first time, good speedup results for parallel analog simulation of large industrial designs are presented.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.