Abstract

In this paper, a new 15-level asymmetrical multilevel inverter topology with reduced number of devices for different pulse width modulation (PWM) techniques introduces. It involves reduce number of IGBT switches, dc voltage sources, gate driver circuits used which reduces the complexity of circuit, area of installation and overall cost of system. This topology reduces total harmonic distortion (THD) of output across the load which leads to better operation of inverter and overall efficiency of system increases. The THD of the output waveform decreases as the levels of output voltage increases. Here different PWM techniques are used for multilevel inverter topology to generate 15-level output phase voltage. The output results and FFT analysis of 15-level asymmetrical multilevel inverter topology are ascertained by using MATLAB/SIMULINK software.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.