Abstract
GRAPES, a system for module generation that produces faster and denser layout than conventional CAD tools, is described. The layout style produced by GRAPES resembles standard cell layout (vertical polysilicon wires crossing horizontal diffusion stripes) or sea-of-gates macro layout. Contrary to standard cells or macros, the complexity of the individual cells is not limited by any library, cells can be stretched, feedthroughs can run across them, and the transistors can be permuted and sized individually. Cells and rows are produced at the same time in a top-down procedure. A novel algorithm based on the PQ-tree algorithm orders the individual transistor gates in each row such the several rows abut, with no routing channels between the rows. The most critical nets can usually be connected by abutment, even when they connect several cells in different rows. In a comparison with a commercial standard-cell tool, GRAPES produced layout that is about two times smaller and has up to six times shorter total wire length. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
