Abstract
The paper presents a time-domain model for the jitter of the clock path due to external electromagnetic interference on the power supply. A programming algorithm based on the model is raised to calculate numerically the value of the jitter. Transistor-level HSPICE simulations are executed on clock paths of various lengths. The clock gate is inverter of SMIC 130 nm, 1.2 V technology. Relationship between the jitter and interference frequency from 10 MHz to 10 GHz are simulated at fixed amplitudes. Relationship between the jitter and interference amplitude from 0V to 0.5V are simulated at fixed frequencies. Good agreement between the HSPICE simulation and Matlab calculation is observed over a wide range of interference frequency. Interesting phenomenon such as the jitter-minimum-shift and the jitter-snapback in simulations can be well explained and precisely predicted using the jitter model. The model requires only simple information from the gate circuit for jitter calculation. It could be developed into an EDA tool for predicting the clock jitter.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
