Abstract
This paper describes an empirically derived algorithm to compensate for charge trapping in CdTe, CdZnTe, and other planar semiconductor detectors. The method is demonstrated to be an improvement over available systems, and application to experimental data is shown.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.