Abstract
This paper describes a new, fast and economical strategy for fault diagnosis of analog integrated circuits. The methodology is based on a technique of using a pseudo random noise generator as the test pattern generator and a model-based observer, which is implemented through a feed forward artificial neural network in the form of a single hidden-layer perceptron. The proposed methodology can be implemented in any personal computer with a data acquisition card for on-line operation. Its main advantages are the low time requirement for learning and diagnosing. The method is quite robust and is able to detect small component variations without problems. This technique has been successfully applied to diagnose both hard and soft faults in a bipolar junction transistor based operational amplifier and a MOS operational amplifier.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
