Abstract
A mathematical technique is described which allows direct-write electron lithography to be used in conjunction with optical lithography to pattern integrated circuits. The method is sufficiently general to cope with chips which are larger than the scan field of the electron lithography instrument, distorted patterns, and nonplanar substrates. Substantial latitude in the number and placement of the registration marks is permitted, and redundant marks may be used to increase the accuracy of the registration procedure.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
