Abstract
In order to reduce the area, power consumption and manufacturing cost of the DC power management chip, this letter presents a small area, low power consumption and low manufacturing cost oscillator scheme applied to the DC power management chip. The proposed oscillator scheme applies a new type of reference voltage scheme, which consists of four depletion NMOS transistors and a resistor to reduce manufacturing costs, circuit area, and power consumption. The proposed oscillator scheme has been implemented with 0.18µm process and layout area is 170µm×110µm. At the supply voltage of 1.8-5V, the total power consumption the proposed oscillator is 0.8-3µw and generate a 5.5 kHz square wave.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
