Abstract
We present a new design of low-power and high-speed Discrete Cosine Transform (DCT) for image compression to be implemented on Field Programmable Gate Arrays (FPGAs). The proposed compression method converts the image to be compressed in many lines of 8 pixels and then applies our optimized 1D-DCT algorithm for compression. The DCT optimization is based on the hardware simplification of the multipliers used to compute the DCT coefficients. In fact, by using constant multipliers based on Canonical Signed Digit (CSD) encoding, the number of of adders, subtracters and registers will be minimum. To further decrease the number of required arithmetic operators, a new technique based on Common Subexpression Elimination (CSE) is examined. FPGA implementations prove that the CSE implies less computations, less material complexity and a dynamic power saving of about 22% at 110 MHz of clock frequency in Spartan3E device.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
