Abstract
A power efficient 20 GHz PLL for 60 GHz transceiver is presented in this paper. The proposed PLL consists of low phase noise voltage controlled oscillator, low power consumption divider chain, phase frequency detector, charge pump, and loop filter. The PLL covers frequency from 19.43 GHz to 20.62 GHz with 2-bit switched capacitor banks. Implemented in 65 nm CMOS technology, the fully integrated PLL occupies an area of 1.3mm2. A phase noise of PLL is −102.05 dBc/Hz at 1 MHz offset frequency and a figure of merit of −174.35 dBc/Hz with 23.6 mW power consumnption.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
