Abstract
A new DSP architecture based on a traditional VLIW processor is presented. It is able to perform a maximum of 8 instructions per cycle with only a 64-bit instruction word by fetching the address of previously stored instructions instead of the entire instruction word. Simulations have shown that, compared to the VLIW architecture, the reduction of the instruction word size induces no significant decrease of performance in the field of signal processing algorithms. Moreover, in combination with a high-speed external memory, this architecture does not need any instruction cache, making it suitable for applications where low-cost is a key feature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
