Abstract
AbstractA low‐power‐consumption 53‐GHz (V‐band) low‐noise amplifier (LNA) using standard 0.13 μm CMOS technology is reported. To achieve sufficient gain, this LNA is composed of four cascaded common‐source stages. Current‐sharing technique is adopted in the third and four stages to reduce the power dissipation. The output of each stage is loaded with an LC parallel resonance circuit to maximize the gain at the design frequency. This LNA achieved voltage gain (AV) of 14 dB, very low noise figure (NF) of 6.13 dB, input referred 1‐dB compression point (P1dB‐in) of −20 dBm, and input third‐order inter‐modulation point (IIP3) of −9 dBm at 53 GHz. It consumed only a very small dc power of 10.56 mW. In addition, the chip area was only 0.91 × 0.58 mm2, including all the test pads and bypass capacitors. © 2008 Wiley Periodicals, Inc. Microwave Opt Technol Lett 50: 1876–1879, 2008; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.23523
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
