Abstract
Low arithmetic complexity and High speed of FFT/IFFT processor is required in many applications in OFDM-based wireless broadband communication systems. For this reason, it's essential to develop an optimum complexity design FFT/IFFT processor to meet the low power and real time requirements. This paper presents a multiplicative comparison between developed FFT/IFFTs design and efficient pipeline radix structures applied for OFDM modulator/demodulator to be used in IEEE 802.11a and IEEE 802.16a systems. The proposed design reduces the multiplicative complexity by using feedback architecture and reduction approach of complex multiplications. Based on the algorithm and architecture analysis of developed efficient FFT/IFFTs and comparison results, the proposed designs reaches low arithmetic complexity, hence high speed and low power consumption for OFDM-based wireless broadband communication systems.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
