Abstract
This paper presents a linear Minimum Mean Square Error (MMSE) MIMO Detector design for MIMO-OFDM systems based on Application-Specific Instrument- set Processor (ASIP). As part of the IEEE 802.11ac-compliant PHY baseband transceiver, the proposed MIMO detector offers low latency, high throughput with efficient resource utilization. The design has been synthesized with TSMC 40 nm CMOS technology, the logic gate count for each QRD engine is about 245 K gates. It is able to support 20/40/80MHz bandwidth and up to 4 spatial streams. Detection latency for 80 MHz VHT mode (234 data sub-carriers) is 750 ns.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
