Abstract
In this paper it is be shown that any digital filter with a stable transfer function can be implemented free of limit cycles, if block floating point arithmetic is used in conjunction with the so-called exponent saturation and flush-to-zero option. A certain system dependent minimum block mantissa length is required. Limit cycle suppression is achievable regardless of the structure and the quantization format. This format is simple to implement even on fixed point processors and offers high dynamic range.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
