Abstract
Turbo equalization dramatically improves bit error rate (BER) over separate equalization and decoding receivers. However, turbo equalization has low throughput due to iterative processing where a soft-input soft-output (SISO) equalizer or decoder cannot begin before the end of the previous SISO decoding iteration. In this paper, we propose a high-throughput VLSI architecture for linear turbo equalizers via rescheduling the soft information updates on a factor graph. The proposed method enables SISO equalizers and decoders to run concurrently thereby reducing the processing time. Thus, the proposed architecture increases throughput by 40%-75% without any loss in BER.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
