Abstract

In this paper, we propose a programmable tap structure used in a programmable FIR digital filter for high-frequency communication system, which speed performance is comparable to the case of a non-programmable filter. A fully parallel bit-level pipelined transposed-form carry-save architecture using CSD coefficients was used to achieve high-sample rate FIR digital filter. For realization of programmable filter coefficients, two decoders and some registers were added, and these registered data controlled the shifting process of input data using switch arrays.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call