Abstract
In this paper, a high-speed front-end circuit for high-resolution pipelined analog-to-digital converters (ADCs) with a merged sample-and-hold amplifier (SHA) is presented. Matching of comparator sampling network and MDAC (multiplying digital-to-analog converter) sampling network, structure of the MDAC, distribution of the time for the three operation phases, and the structure of the reference buffer are discussed. By using the universal structure presented, the speed of the front end circuit is promoted, the power consumption is saved and the reference buffer is simplified. The presented structure of the front-end circuit can be widely used in the pipelined ADCs, especially in the high-speed high-resolution pipeline ADCs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
