Abstract
In order to read out the signal of CdZnTe detectors, this paper presents a high-gain, third-order analogue signal processing application specific integrated circuit (ASIC). The charge generated in detectors can be amplified and shaped by this circuit. Dual-stage charge sensitive amplifier and baseline holder are utilized to compensate the leakage current from DC-coupled detectors. A novel shaper is proposed to improve the output amplitude and achieve high gain. A high-order shaper in our previous work is also presented for comparison. The proposed ASIC has been designed and verified in a standard commercial 2P4M 0.35µm CMOS process. The die area of one channel is 975 µm × 142 µm. The gain is 185 mV/fC at the peaking time of 1 µs. The peaking time can be adjusted from 1 µs to 3 µs. The maximum leakage current of 5 nA can be compensated.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.