Abstract
A new high-speed low-power dual modulus prescaler (DMP) topology is proposed. In this DMP, the synchronous part is designed as a divide-by-3/4 divider using a state-selection scheme. Compared with ...
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have