Abstract
A high-speed dynamic comparator with preamplifier and automatic dc offset calibration in all stages is proposed in this paper. The offset compensation is applied in two stages, following a two-part sequential loop training topology, offering significant reduction of the dc offset in each stage. The final resolution is improved with a final value less than 800 μV operating at 7.5 GHz clock speed. The dynamic comparator stage is a double-tail topology while the calibration topology is based on a current injection technique, instead of the commonly used capacitive calibration which can reduce the operating speed. Designed in a CMOS 65 nm technology node, the circuit operates with 1 V supply voltage. Results of PVT Monte Carlo post-layout simulations verify the operation of the proposed topology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: AEUE - International Journal of Electronics and Communications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
