Abstract
A high speed and power efficient synchronous counter is proposed using True Single-Phase Clock (TSPC) based Toggle Flip-Flop (TFF) with the Extended True Single-Phase Clock (E-TSPC) based combinational logic embedded in it. The principle of realizing both synchronous up and down counter at both positive and negative edges using these flip-flops are discussed. Also gray counter is accomplished using same principle. It has been designed in 0.18 μm CMOS process under 1.8 V power supply. The simulation results show that an eight bit synchronous counter can operate at clock frequencies upto 4.54 GHz with the power dissipation of 0.67 mW, while an eight-bit asynchronous counter can operate at clock frequencies upto 5 GHz with the power dissipation of 0.5 mW.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
