Abstract
A digital high-speed binary rate-multiplier is described. This new circuit avoids the need for the usual differentiating networks, delayed clock pulses, or "strobe" inputs. Each flip-flop stage in the circuit is identical, allowing simple expansion to any number of bits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
