Abstract
A high-speed BiCMOS tristate buffer with a single bipolar device pull-up structure for driving a large capacitive load is presented. According to SPICE simulation results, the buffer, which occupies about an identical area, has a 2*improvement in delay time as compared to the CMOS tristate buffer. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
