Abstract
A single-ended analog buffer designed to drive 50 /spl Omega/ loads is described. The circuit consists of a common source output pair driven by a pair of differential error amplifiers which significantly reduce the output impedance. This technique improves the drive capability of operational amplifiers. This paper demonstrates the feasibility of using the circuit technique as a stand alone buffer. The amplifier has been fabricated in a 2 /spl mu/m digital CMOS technology and occupies an area of 190 mil/sup 2/. The amplifier has a /spl sim/50 /spl Omega/ output impedance and an upper half power frequency of 23 MHz when driving a 50 /spl Omega//50 pF load and consumes 102 mW from /spl plusmn/5 V supplies.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
