Abstract
An all digital delay-locked loop (ADDLL) with "reset in every step" (RES) delay line is developed in order to reduce the locking time. Due to the novel resettable mechanism of delay line, the DLL has the property of fast-locking and harmonic-free. The locking time can be reduced to N+1, where N is the bits' number of the control code for a delay line. According to the simulation result in SMIC 180nm CMOS technology, the proposed delay-locked loop (DLL) can cover the operating range from 50 to 250MHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.