Abstract
A single-chip, dedicated processor for implementation of pyramid vector quantization (PVQ) is presented. The computational requirements of the vector quantizer encoding the algorithm are described, and a processor architecture and instruction set are selected for efficient implementation of the vector quantization. The architecture's performance was simulated at the register transfer level with the Lisp language, and Monte Carlo estimates of processor execution times are presented. A Texas Instrument's TM32020-based PVQ implementation is also examined and compared to the proposed PVQ processor. It is found that for a state-of-the-art VLSI implementation, 64-dimensional vectors can be vector quantized at an arbitrary encoding rate and at sampling frequencies of up to 16 kHz. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Acoustics, Speech, and Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
