Abstract

In this paper, a new Hamming neural network integrated circuit using neuron-MOS transistor is presented. A matching calculation circuit and a winner-take-all circuit have been designed using neuron-MOS transistor as a key circuit element. The structure of the proposed circuit has been simplified significantly. From the HSPICE simulation results using TSMC 0.35μm double-polysilicon CMOS technology, the effectiveness of the proposed approach is validated.

Full Text

Published Version

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.