Abstract
In future many-core microprocessors, on-chip global interconnect links between cores have significant effects on the overall system performance. Improving the throughput and reducing the huge power dissipation in such global links is essential for enabling such future many-core microprocessors. In deep-submicron technologies, intrinsic gate delays are significantly reduced, resulting in very small signal transition times and injecting high frequency components into the interconnects. Hence, inductance and transmission line effects cannot be ignored. In this paper, the design of a global interconnect link for data communication in many-core microprocessors is presented. The presented design is based on having the interconnect designed and excited as a transmission line with low losses to enable near speed-of-light on-chip propagation on global wires with high data bandwidth and low power dissipation. Replacing the conventional repeater insertion in long global interconnects with the presented design results in significant improvements in all aspects of performance.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.