Abstract
ABSTRACTThis paper addresses the design of a generic controller card set (GCCS) which conforms to the Multibus II protocol. The GCCS design meets Navy Standard Electronic Module (SEM) format “E,” and consists of eight “building block” cards. Configuration flexibility permits the GCCS to perform many controller applications. The eight modules are: a central processing unit (CPU) card, controller card, central services module (CSM), analog to digital (A/D) card, digital to analog (D/A) card, discrete input and output (I/O) card, random access memory (RAM) card, and erasable programmable read only memory (EPROM) card. Each card contains both on‐line and off‐line built‐in‐test (BIT), which aids in fault diagnosis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
