Abstract
A description is given of a GaAs JFET LSI circuit containing approximately 1800 gates. The LSI circuit is composed of an 8/spl times/8-bit parallel multiplier and a 20-bit accumulator, and uses direct-coupled FET logic (DCFL) circuitry. Fully functional 8/spl times/8-bit multipliers have been fabricated and have displayed a multiplication time of 6.0 ns with a power dissipation of 876 mW, operating at a supply voltage of 1.46 V. The 20-bit accumulators have also shown complete operation at a supply voltage of 1.3 V. This LSI circuit is designed to operate in a pipelined fashion using a single clock. The design of the multiplier and the accumulator, the fabrication technology, and the performance of the complete chip are also discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
