Abstract
This paper describes the design of a transmit PLL circuit at 24GHz in a 0.13mum CMOS technology. This transmit PLL is made with fully differential circuits to reject common mode noise. The VCO output frequency is 24GHz and the IF frequency is 400 MHz. In order to take advantage of the fully differential VCO, a differential charge pump and loop filter are developed. This differential charge pump draws no DC current when PLL is in lock. The supply voltage for this PLL is 1.5V. The loop bandwidth is 500 KHz and the in band phase noise at 100 KHz offset is -112dBc. The settling time is 220 ns
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
