Abstract
The construction and performance of an integrated on-chip reference field-effect transistor is described. It is shown that excellent temperature and noise compensation can be obtained with this arrangement. The reference FET was used in conjunction with a pH ISFET and K + ISFET.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
