Abstract
High-Frequency Trading (HFT) systems require high computational performance for real-time trading and data analysis. FAST protocol, an extension of FIX protocol, is one of the main communication pattern adopted by these systems. This work presents an open source hardware component, implemented in Field-Programmable Gate Array (FPGA), to decode market data messages to produce the necessary commands to construct order books in low latency for the Brasil Bolsa Balcão B3 stock exchange. The proposed hardware component optimized for a B3 template is able to decode messages at average latency of 0.72us and throughput of 1.4M FAST messages per second. The results are from logs of real messages with average size of 85 bytes each.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
