Abstract
MPEG-4 shape coding comprises context-based arithmetic encoding (CAE) as its centerpiece. Since the CAE algorithm has complicated coding procedure and strong data dependency, it is hard to exploit its pipeline and parallel facilities. This paper presents a fast dual symbol CAE that runs at a higher clock rate whereas requires less clock cycle count for encoding. The proposed design is based on the unique characteristics of shape information as well as the numerical properties of the probabilities indexed by the contexts, and it is capable of encoding either a singe symbol or two symbols within each clock cycle. Together with the adaptive predication for the order of coding process, redundant operations can be skipped and therefore the average clock cycles for each coding process is improved by a factor of 1.72. Furthermore, the probability table is rearranged to reduce critical path delay. When synthesized from Verilog RTL design by using TSMC 0.35 /spl mu/m 1P4M CMOS technology, the design with I/O pads occupies an area of 2528/spl times/2520 /spl mu/m/sup 2/and is capable of running at 100 MHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.