Abstract
In this paper, a novel dual-loop frequency synthesizer is presented for wireless communications. The synthesizer comprises a dual-loop architecture with a multi-phase voltage controlled oscillator (VCO) in one of the loops. The advantage of this architecture is the improvement of the transient response and channel spacing compared with conventional dual-loop frequency synthesizers. The proposed architecture has been simulated using Verilog-AMS model and implemented on a Xilinx Virtex-5 PFGA board. Simulation results confirm that by using a four phase VCO, transient time of the frequency synthesizers can be reduced by a factor of four with our new dual-loop frequency synthesizer without changing the frequency resolution. Measurement results confirm that the new dual-loop multi-phase frequency synthesizer achieves comparable phase noise but superior frequency resolution compared with the conventional dual-loop frequency synthesizer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
