Year-end Sale % OFF 
Abstract
We have developed a video digital signal processor (VDSP1) which performs real-time encoding and decoding for discrete cosine transform- (DCT-) based algorithms such as ITU-T H.261, H.263 and wavelet-based subband encoding algorithms. This LSI is suitable for consumer applications, as it was implemented using 0.5 /spl mu/m CMOS process technology to realize compactness (one million transistors on 65 mm/sup 2/) and low power (maximum: 560 mW). It features a processing unit which performs wavelet filtering at high speeds, a compact DCT circuit, and a fast, flexible DRAM interface for low-cost systems. At 40 MHz, a single chip is capable of processing quarter common intermediate format (QCIF) (176/spl times/144 pixels) size pictures at a rate greater than 15 frames/s.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
